



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/596,866

06/28/2006

David A. Fish

22173-70311

1714

24728 7590 12/08/2009
MORRIS MANNING MARTIN LLP
3343 PEACHTREE ROAD, NE
1600 ATLANTA FINANCIAL CENTER
ATLANTA, GA 30326

EXAMINER

MORRIS, JOHN J

ART UNIT

PAPER NUMBER

2629

NOTIFICATION DATE

DELIVERY MODE

12/08/2009

ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ipdocket@mmmlaw.com
jxs@mmmlaw.com
pwang@mmmlaw.com

Office Action Summary	Application No. 10/596,866	Applicant(s) FISH ET AL.	
	Examiner John Morris	Art Unit 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 08 October 2009.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-12 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Election/Restrictions

Applicant's election without traverse of figure 3, claims 1-5 and 8-12 in the reply filed on 10/8/2009 is acknowledged.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-5, 8-10, and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Johnson (WO 2004/047061).

For **claim 1**, Johnson teaches an active matrix electroluminescent display device comprising an array of display pixels arranged in rows and columns, each pixel comprising: an electroluminescent display element (Johnson, figure 3a, item 15); a drive transistor (Johnson, figure 3a, item T2) for driving a current from an associated power supply line (Johnson, figure 3a, item 14) through the display element (Johnson, figure 2, item 3), each power line providing power to a respective column of display pixels; an address transistor (Johnson, figure 3a, item T1) for providing a pixel drive signal from a data line to the gate of the drive transistor; and an isolating transistor (Johnson, figure 3a, item T3) for isolating the drive transistor from the display element, wherein device is

Art Unit: 2629

operable in two modes, a first mode in which the isolating transistor isolates the drive transistor from the display element for each pixel, and pixel drive signals are provided to all pixels of the array in a row-by-row sequence (Johnson, page 7, lines 8-18), and a second mode in which the isolating transistor couples the drive transistor to the display element and current is driven through the display elements (Johnson, page 7, lines 8-18).

For **claim 2**, Johnson teaches wherein the EL display element and the drive transistor are connected in series between first and second power lines (Johnson, figure 2, item 14, 3; figure 3a, items T2 and 15).

For **claim 3**, Johnson teaches wherein the isolating transistor is connected between the display element and the drive transistor (Johnson, figure 3a, items T3, T2, and 15).

For **claim 4**, Johnson teaches wherein the drive transistor (22) is a polysilicon TFT (Johnson, page 6, lines 3-4).

For **claim 5**, Johnson teaches wherein each pixel further comprises a storage capacitor between the gate and source of the drive transistor (Johnson, figure 3a, items C and T2).

For **claim 8**, Johnson teaches wherein in the second mode, the isolating transistors for different rows of pixels are turned on to couple the drive transistors to the display elements for rows of pixels in sequence (Johnson, page 7, lines 14-18).

For **claim 9**, Johnson teaches a method of addressing the pixels of an active matrix electroluminescent display device, comprising an array of rows and columns of display pixels, each comprising an electroluminescent (Johnson, figure 3a, item 15) display element and a drive transistor (Johnson, figure 3a, item T2) for driving a current through the display element, the method comprising: in a first mode, isolating the drive transistor from the display element in each pixel, and providing pixel drive signals to all pixels of the array in a row-by-row sequence (Johnson, page 7, lines 8-18); and in a second mode, coupling the drive transistor to the display element in each pixel and driving current through the display elements by drawing current from a column power supply line through the drive transistor and the display element (Johnson, page 7, lines 8-18).

For **claim 10**, Johnson teaches wherein in the second mode, the drive transistors are coupled to the display elements for rows of pixels in sequence (Johnson, figure 3a, items T2 and 15).

Art Unit: 2629

For **claim 12**, Johnson teaches wherein isolating the drive transistor from the display element for a pixel comprises turning off an isolating transistor between the display element and the drive transistor of the pixel (Johnson, page 7, lines 8-18).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson (WO 2004/047061) in view of applicant admitted prior art (AAPA).

For **claim 11**, Johnson does not teach an optical feedback control loop; however, in the same field of endeavor, AAPA teaches part of the light output from the display element is used to control operation of the drive transistor, thereby to implement an optical feedback control loop (AAPA, figure 5). It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Johnson with AAPA because this would provide compensation for ageing of the display elements characteristics.

Conclusion

Art Unit: 2629

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John Morris whose telephone number is (571)270-7171. The examiner can normally be reached on Monday-Friday, 7am-3pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on 571-272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Amr Awad/
Supervisory Patent Examiner, Art Unit 2629